
# Define Peripherals. Explain I/O Bus and Interface Modules.

### Peripherals:

Input-output device attached to the computer are also called peripherals.



**Figure 8.1: Connection of I/O bus to input-output device.**

* + A typical communication link between the processor and several peripherals is shown in figure 8.1.
  + The I/O bus consists of data lines, address lines, and control lines.
  + The magnetic disk, printer, and terminal are employed in practically any general purpose computer.
  + Each peripheral device has associated with it an interface unit.
  + Each interface decodes the address and control received from the I/O bus, interprets them for the peripheral, and provides signals for the peripheral controller.
  + It also synchronizes the data flow and supervises the transfer between peripheral and processor.
  + Each peripheral has its own controller that operates the particular electromechanical device.
  + For example, the printer controller controls the paper motion, the print timing, and the selection of printing characters.
  + The I/O bus from the processor is attached to all peripheral interfaces.
  + To communicate with a particular device, the processor places a device address on the address lines.
  + Each interface attached to the I/O bus contains an address decoder that monitors the address lines.
  + When the interface detects its own address, it activates the path between the bus lines and the device that it controls.
  + All peripherals whose address does not correspond to the address in the bus are disabled by their interface selected responds to the function code and proceeds to execute it.
  + The function code is referred to as an I/O command.
  + There are four types of commands that an interface may receive. They are classified as control, status, data output, and data input.
  + A control command is issued to activate the peripheral and to inform it what to do.


For example, a magnetic tape unit may be instructed to backspace the tape by one record, to rewind the tape, or to start the tape moving in the forward direction.

* + A status command is used to test various status conditions in the interface and the peripheral.

For example, the computer may wish to check the status of the peripheral before a transfer is initiated.

* + During the transfer, one or more errors may occur which are detected by the interface.
  + These errors are designated by setting bits in a status register that the processor can read at certain intervals.
  + A data output command causes the interface to respond by transferring data from the bus into one of its registers.
  + The computer starts the tape moving by issuing a control command.
  + The processor then monitors the status of the tape by means of a status command.
  + When the tape is in the correct position, the processor issues a data output command.
  + The interface responds to the address and command and transfers the information from the data lines in the bus to its buffer register.
  + The interface that communicates with the tape controller and sends the data to be stored on tape.
  + The data input command is the opposite of the data output.
  + In this case the interface receives an item of data from the peripheral and places it in its buffer register.
  + The processor checks if data are available by means of a status command and then issues a data input command.
  + The interface places the data on the data lines, where they are accepted by the processor.

# Explain I/O interface with example.

* + An example of an I/O interface units is shown in block diagram from in figure 8.2.
  + It consists of two data registers called ports, a control register, a status register, bus buffers, and timing and control circuit.
  + The interface communicates with the CPU through the data bus.
  + The chip select and register select inputs determine the address assigned to the interface.
  + The I/O read and writes are two control lines that specify an input or output, respectively.
  + The four registers communicate directly with the I/O device attached to the interface.
  + The I/O data to and from the device can be transferred into either port A or port B.
  + If the interface is connected to a printer, it will only output data, and if it services a character reader, it will only input data.
  + A magnetic disk unit transfers data in both directions but not at the same time, so the interface can use bidirectional lines.
  + A command is passed to the I/O device by sending a word to the appropriate interface register.
  + The control register receives control information from the CPU. By loading appropriate bits into the control register, the interface and the I/O device attached to it can be placed in a variety of operating modes.

|  |  |  |  |
| --- | --- | --- | --- |
| **CS** | **RS1** | **RS0** | **Register Selected** |
| 0 | X | X | None: data bus in high impedance |
| 1 | 0 | 0 | Port A register |
| 1 | 0 | 1 | Port B register |
| 1 | 1 | 0 | Control register |
| 1 | 1 | 1 | Status register |

**Figure 8.2: Example of I/O interface unit**

* + For example, port A may be defined as an input port and port B as an output port.
  + A magnetic tape unit may be instructed to rewind the tape or to start the tape moving in the forward direction.
  + The bits in the status register are used for status conditions and for recording errors that may occur during the data transfer.

For example, a status bit may indicate that port A has received a new data item from the I/O device.

* + Another bit in the status register may indicate that a parity error has occurred during the transfer.
  + The interface registers communicate with the CPU through the bidirectional data bus.
  + The address bus selects the interface unit through the chip select and the two register select inputs.
  + A circuit must be provided externally (usually, a decoder) to detect the address assigned to the interface registers.
  + This circuit enables the chip select (CS) input when the interface is selected by the address bus.
  + The two register select inputs RS1 and RS0 are usually connected to the two least significant lines of the address bus.
  + These two inputs select one of the four registers in the interface as specified in the table accompanying the diagram.
  + The content of the selected register is transfer into the CPU via the data bus when the I/O read signal is enables.
  + The CPU transfers binary information into the selected register via the data bus when the I/O write input is enabled.

# What do you mean by Asynchronous data transfer? Explain Strobe control in detail.

## Asynchronous data transfer


Data transfer between two independent units, where internal timing in each unit is independent from the other. Such two units are said to be asynchronous to each other.

## Strobe Control

* + The Strobe control method of asynchronous data transfer employs a single control line to time each transfer.

#### Source-initiated strobe for data transfer

* + The strobe may be activated by either the source or the destination unit. Figure 8.3 shows a source-initiated transfer.
  + The data bus carries the binary information from source unit to the destination unit.
  + The strobe is a single line that informs the destination unit when a valid data word is available in the bus.
  + The source unit first places the data on the data bus.
  + After a delay to ensure that the data settle to a steady value, the source activates the strobe pulse.
  + The information on the data bus and the strobe signal remain in the active state for a sufficient time period to allow the destination unit to receive the data.
  + The source removes the data from the bus a brief period after it disables its strobe pulse.



**Figure 8.3: Source-initiated strobe for data transfer Figure 8.4: Destination-initiated strobe for data**

**transfer**

#### Destination-initiated strobe for data transfer

* + Figure 8.4 shows a data transfer initiated by the destination unit. In this case the destination unit activates the strobe pulse, informing the source to provide the data.
  + The source unit responds by placing the requested binary information on the data bus.
  + The data must be valid and remain in the bus long enough for the destination unit to accept it.
  + The falling edge of the strobe pulse can be used again to trigger a destination register.
  + The destination unit then disables the strobe. The source removes the data from the bus after a predetermined time interval.
  + The transfer of data between the CPU and an interface unit is similar to the strobe transfer just described.

## Disadvantage of Strobe method:


* + The disadvantage of the strobe method is that the source unit that initiates the transfer has no way of knowing whether the destination unit has actually received the data item that was placed in the bus
  + Similarly, a destination unit that initiates the transfer has no way of knowing whether the source unit has actually placed the data on the bus.

# Explain Asynchronous data transfer with Handshaking method.

* + The handshake method solves the problem of Strobe method by introducing a second control signal that provides a reply to the unit that initiates the transfer.

## Source-initiated transfer using handshaking


* + One control line is in the same direction as the data flow in the bus from the source to the destination.
  + It is used by the source unit to inform the destination unit whether there are valid data in the bus.



**Figure 8.5: Source-initiated transfer using handshaking**

* + The other control line is in the other direction from the destination to the source.
  + It is used by the destination unit to inform the source whether it can accept data.
  + The sequence of control during the transfer depends on the unit that initiates the transfer.
  + Figure 8.5 shows the data transfer procedure initiated by the source.
  + The two handshaking lines the data valid, which is generated by the source unit, and data accepted, generated by the destination unit, the timing diagram shows the exchange of signals between the two units.
  + The sequence of events listed in figure 8.5 shows the four possible states that the system can be at any given time.
  + The source unit initiates the transfer by placing the data on the bus and enabling its data valid signal.
  + The data accepted signal is activated by the destination unit after it accepts the data from the bus.
  + The source unit then disables its data valid signal, which invalidates the data on the bus.
  + The destination unit then disables its data accepted signal and the system goes into its initial state.
  + The source does not send the next data item until after the destination unit shows its readiness to accept new data by disabling its data accepted signal.
  + This scheme allows arbitrary delays from one state to the next and permits each unit to respond at its own data transfer rate.


## Destination-initiated transfer using handshaking

* + The destination-initiated transfer using handshaking lines is shown in figure 8.6.
  + Note that the name of the signal generated by the destination unit has been changed to ready for data to reflect its new meaning.
  + The source unit in this case does not place data on the bus until after it receives the ready for data signal from the destination unit.
  + From there on, the handshaking procedure follows the same pattern as in the source- initiated case.
  + Note that the sequence of events in both cases would be identical if we consider the ready for data signal as the complement of data accepted.
  +  In fact, the only difference between the source-initiated and the destination-initiated transfer is in their choice of initial state.

**Figure 8.6: Destination-initiated transfer using handshaking**

# Explain Programmed I/O with example.

## Programmed I/O:




**Figure 8.7: Data transfer from I/O device to CPU**

* + In the programmed I/O method, the I/O device does not have direct access to memory.
  + An example of data transfer from an I/O device through an interface into the CPU is shown in figure 8.7.
  + When a byte of data is available, the device places it in the I/O bus and enables its data valid line.
  + The interface accepts the byte into its data register and enables the data accepted line.
  + The interface sets a bit in the status register that we will refer to as an F or "flag" bit.
  + The device can now disables the data valid line, but it will not transfer another byte until the data accepted line is disables by the interface.
  + A program is written for the computer to check the flag in the status register to determine if a byte has been placed in the data register by the I/O device.
  + This is done by reading the status register into a CPU register and checking the value of the flag bit.
  + Once the flag is cleared, the interface disables the data accepted line and the device can then transfer the next data byte.

## Example of Programmed I/O:

* + A flowchart of the program that must be written for the CPU is shown in figure 8.8.
  + It is assumed that the device is sending a sequence of bytes that must be stored in memory.
  + The transfer of each byte requires three instructions :

1. Read the status register.
2. Check the status of the flag bit and branch to step 1 if not set or to step 3 if set.
3. Read the data register.
   * Each byte is read into a CPU register and then transferred to memory with a store instruction.
   * A common I/O programming task is to transfer a block of words from an I/O device and store them in a memory buffer.



**Figure 8.8: Flowchart for CPU program to input data**

# Write a note on Interrupt Initiated I/O

* + In programmed initiated, CPU stays in a program loop until the I/O unit indicates that it is ready for data transfer.
  + This is a time consuming process since it keeps the processor busy needlessly.
  + It can be avoided by using an interrupt facility and a special command to inform the interface to issue an interrupt request signal when data are available from the device.
  + In the meantime CPU can proceed to execute another program.
  + The interface meanwhile keeps monitoring the device.
  + When the interface determines that the device is ready for data transfer, it generates an interrupt request to the computer.
  + While the CPU is running a program, it does not check the flag. However, when the flag is set, the computer is momentarily interrupted from proceeding with the current program and is informed of the fact that the flag has been set.
  + The CPU deviates from what it is doing to take care of the input or output transfer.
  + After the transfer is completed, the computer returns to the previous program to continue what it was doing before the interrupt.
  + The CPU responds to the interrupt signal by storing the return address from the program counter into a memory stack and then control branches to a service routine that processes the required I/O transfer.
  + The way that the processor chooses the branch address of the service routine varies from one unit to another.
  + In **non-vectored interrupt**, branch address is assigned to a fixed location in memory.
  + In a **vectored interrupt**, the source that interrupts supplies the branch information to the computer. The information is called vector interrupt.
  + In some computers the interrupt vector is the first address of the I/O service routine.
  + In other computers the interrupt vector is an address that points to a location in memory where the beginning address of the I/O service routine is stored.

# What is priority interrupt? Explain Daisy Chaining.

* + Determines which interrupt is to be served first when two or more requests are made simultaneously
  + Also determines which interrupts are permitted to interrupt the computer while another is being serviced
  + Higher priority interrupts can make requests while servicing a lower priority interrupt.

## Daisy Chaining Priority

**Figure 8.9: Daisy-chain priority interrupt**

* + The daisy-chaining method of establishing priority consists of a serial connection of all devices that request an interrupt.
  + The device with the highest priority is placed in the first position, followed by lower- priority devices up to the device with the lowest priority, which is placed last in the chain.
  + This method of connection between three devices and the CPU is shown in figure 8.9.
  + If any device has its interrupt signal in the low-level state, the interrupt line goes to the low-level state and enables the interrupt input in the CPU.
  + When no interrupts are pending, the interrupt line stays in the high-level state and no interrupts are recognized by the CPU.
  + The CPU responds to an interrupt request by enabling the interrupt acknowledge line.
  + This signal passes on to the next device through the PO (priority out) output only if device 1 is not requesting an interrupt.
  + If device 1 has a pending interrupt, it blocks the acknowledge signal from the next device by placing a 0 in the PO output.
  + It then proceeds to insert its own interrupt vector address (VAD) into the data bus for the CPU to use during the interrupt cycle.
  + A device with a 0 in its Pl input generates a 0 in its PO output to inform the next-lower- priority device that the acknowledge signal has been blocked.
  + A device that is requesting an interrupt and has a 1 in its Pl input will intercept the acknowledge signal by placing a 0 in its PO output.
  + If the device does not have pending interrupts, it transmits the acknowledge signal to the next device by placing a 1 in its PO output.
  + Thus the device with Pl = 1 and PO = 0 is the one with the highest priority that is requesting an interrupt, and this device places its VAD on the data bus.
  + The daisy chain arrangement gives the highest priority to the device that receives the interrupt acknowledge signal from the CPU.
  + The farther the device is from the first position; the lower is its priority.


# Write a detailed note on Direct Memory Access (DMA).

## Direct Memory Access


* + Transfer of data under programmed I/O is between CPU and peripheral.
  + In direct memory access (DMA), Interface transfers data into and out of memory through the memory bus.
  + The CPU initiates the transfer by supplying the interface with the starting address and the number of words needed to be transferred and then proceeds to execute other tasks.
  + When the transfer is made, the DMA requests memory cycles through the memory bus.
  + When the request is granted by the memory controller, DMA transfers the data directly into memory.

## DMA controller

* + DMA controller - Interface which allows I/O transfer directly between Memory and Device, freeing CPU for other tasks
  + CPU initializes DMA Controller by sending memory address and the block size (number of words).



**Figure 8.10: CPU bus signals for DMA transfer**




**Figure 8.11: Block diagram of DMA controller**

* + The DMA controller needs the usual circuits of an interface to communicate with the CPU and I/O device.
  + In addition, it needs an address register, a word count register, and a set of address lines.
  + The address register and address lines are used for direct communication with the memory.
  + The word count register specifies the number of words that must be transferred.
  + The data transfer may be done directly between the device and memory under control of the DMA.
  + Figure 8.11 shows the block diagram of a typical DMA controller.
  + The unit communicates with the CPU via the data bus and control lines.
  + The register in the DMA are selected by the CPU through the address bus by enabling the DS (DMA select) and RS (register select) inputs.
  + The RD (read) and WR (write) inputs are bidirectional.
  + When the BG (bus grant) input is 0, the CPU can communicate with the DMA registers through the data bus to read from or write to the DMA registers.
  + When BG= 1, the CPU has relinquished the buses and the DMA can communicate directly with the memory by specifying an address in the address but and activating the RD or WR control.
  + The DMA communicates with the external peripheral through the request and acknowledge lines by using a prescribed handshaking procedure.
  + The DMA controller has three registers: an address register, a word count register, and a control register.
  + The address register contains an address to specify the desired location in memory.
  + The word count register holds the number of words to be transferred.
  + This register is decremented by one after each word transfer and internally tested for zero.
  + The control register specifies the mode of transfer.
  + All registers in the DMA appear to the CPU as I/O interface registers.
  + Thus the CPU can read from or write into the DMA register under program control via the data bus.
  + The DMA is first initialized by the CPU.
  + After that, the DMA starts and continues to transfer data between memory and peripheral unit until an entire block is transferred.
  + The CPU initializes the DMA by sending the following information through the data bus

1. The staring address of the memory block where data are available (for read) or where data are to be stored (for write)
2. The word count, which is the number of words in the memory block.
3. Control to specify the mode of transfer such as read or write.
4. The starting address is stored in the address register.

# Explain Input- Output Processor (IOP)



**Figure 8.12: Block diagram of a computer with I/O processor**


* + IOP is similar to a CPU except that it is designed to handle the details of I/O processing.
  + Unlike the DMA controller that must be setup entirely by the CPU, the IOP can fetch and execute its own instruction.
  + IOP instructions are specifically designed to facilitate I/O transfers.
  + In addition, IOP can perform other processing tasks, such as arithmetic, logic branching, and code translation.
  + The block diagram of a computer with two processors is shown in figure 8.12.
  + The memory unit occupies central position and can communicate with each processor by means of direct memory access.
  + The CPU is responsible for processing data needed in the solution of computational tasks.
  + The IOP provides a path of for transfer of data between various peripheral devices and memory unit.
  + The CPU is usually assigned the task of initiating the I/O program.
  + From then, IOP operates independent of the CPU and continues to transfer data from external devices and memory.
  + The data formats of peripheral devices differ from memory and CPU data formats. The IOP must structure data words from many different sources.

For example, it may be necessary to take four bytes from an input device and pack them into one 32-bit word before the transfer to memory.

* + Data are gathered in the IOP at the device rate and bit capacity while the CPU is executing its own program.
  + After the input data are assembled into a memory word, they are transferred from IOP directly into memory by "**stealing**" one memory cycle from the CPU.
  + Similarly, an output word transferred from memory to the IOP is directed from the IOP to the output word transferred from memory to the IOP.
  + In most computer systems, the CPU is the master while the IOP is a slave processor.
  + The CPU is assigned the task of initiating all operations, but I/O instructions are executed in the IOP.
  + CPU instructions provide operations to start an I/O transfer and also to test I/O status conditions needed for making decisions on various I/O activities.
  + The IOP, in turn, typically asks for CPU attention by means of an interrupt.
  + Instructions that are read from memory by an IOP are sometimes called commands, to distinguish them from instructions that are read by the CPU.

# Explain CPU-IOP Communication.

* + The communication between CPU and IOP may take different forms, depending on the particular computer considered.
  + In most cases the memory unit acts.
  + The sequence of operations may be carried out as shown in the flowchart of figure 8.13.
  + The CPU sends an instruction to test the IOP path.
  + The IOP responds by inserting a status word in memory for the CPU to check.
  + The bits of the status word indicate the condition of the IOP and I/O device, such as IOP overload condition, device busy with another transfer, or device ready for I/O transfer.
  + The CPU refers to the status word in memory to device what do next.
  + If all is in order, the CPU sends the instruction to start I/O transfer.
  + The memory address received with this instruction tells the IOP where to find its program.
  + The CPU can now continue with another program while the IOP is busy with the I/O program.
  + Both programs refer to memory by means of DMA transfer.
  + When the IOP terminates the execution of its program, it sends an interrupt request to the CPU.
  + The CPU responds to the interrupt by issuing an instruction to read the status from the IOP.
  + The IOP responds by placing the contents of its status report into a specified memory location.
  + The status word indicates whether the transfer has been completed or if any errors occurred during the transfer.
  + From inspection of the bits in the status word, the CPU determines if the I/O operation was completed satisfactorily without errors.
  + The IOP takes care of all data transfers between several I/O units and the memory while the CPU is processing another program.
  + The IOP and CPU are competing for the use of memory, so the number of devices that can be in operation is limited by the access time of the memory.




**Figure 8.13: CPU-IOP communication**

# How main memory is useful in computer system? Explain the memory address map of RAM and ROM. (Sum’15)


## Main Memory

* + The main memory is the central storage unit in a computer system.
  + Primary memory holds only those data and instructions on which computer is currently working.
  + It has limited capacity and data is lost when power is switched off.
  + It is generally made up of semiconductor device.
  + These memories are not as fast as registers.
  + The data and instruction required to be processed reside in main memory.
  + It is divided into two subcategories RAM and ROM.

## Memory address map of RAM and ROM




**Figure 9.1: Typical RAM chip**



**Figure 9.2: Typical ROM chip**

* + The designer of a computer system must calculate the amount of memory required for the particular application and assign it to either RAM or ROM.
  + The interconnection between memory and processor is then established from knowledge of the size of memory needed and the type of RAM and ROM chips available.
  + The addressing of memory can be established by means of a table that specifies the memory address assigned to each chip.
  + The table, called a **memory address map**, is a pictorial representation of assigned address space for each chip in the system, shown in table 9.1.
  + To demonstrate with a particular example, assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM.
  + The RAM and ROM chips to be used are specified in figure 9.1 and figure 9.2.




**Table 9.1: Memory Address Map for Micro-procomputer**

* + The component column specifies whether a RAM or a ROM chip is used.
  + The hexadecimal address column assigns a range of hexadecimal equivalent addresses for each chip.
  + The address bus lines are listed in the third column.
  + Although there are 16 lines in the address bus, the table shows only 10 lines because the other 6 are not used in this example and are assumed to be zero.
  + The small x's under the address bus lines designate those lines that must be connected to the address inputs in each chip.
  + The RAM chips have 128 bytes and need seven address lines. The ROM chip has 512 bytes and needs 9 address lines.
  + The x's are always assigned to the low-order bus lines: lines 1 through 7 for the RAM and lines 1 through 9 for the ROM.
  + It is now necessary to distinguish between four RAM chips by assigning to each a different address. For this particular example we choose bus lines 8 and 9 to represent four distinct binary combinations.
  + The table clearly shows that the nine low-order bus lines constitute a memory space for RAM equal to 29 = 512 bytes.
  + The distinction between a RAM and ROM address is done with another bus line. Here we choose line 10 for this purpose.
  + When line 10 is 0, the CPU selects a RAM, and when this line is equal to 1, it selects the ROM.

# Explain Content Addressable Memory (CAM). (Sum’15)

* + The time required to find an item stored in memory can be reduced considerably if stored data can be identified for access by the content of the data itself rather than by an address.
  + A memory unit accessed by content is called an associative memory or content addressable memory (CAM).
  + This type of memory is accessed simultaneously and in parallel on the basis of data content rather than by specific address or location.
  + The block diagram of an associative memory is shown in figure 9.3.




**Figure 9.3: Block diagram of associative memory**

* + It consists of a memory array and logic form words with n bits per word.
  + The argument register A and key register K each have n bits, one for each bit of a word.
  + The match register M has m bits, one for each memory word.
  + Each word in memory is compared in parallel with the content of the argument register.
  + The words that match the bits of the argument register set a corresponding bit in the match register.
  + After the matching process, those bits in the match register that have been set indicate the fact that their corresponding words have been matched.
  + Reading is accomplished by a sequential access to memory for those words whose corresponding bits in the match register have been set.

## Hardware Organization

* + The key register provides a mask for choosing a particular field or key in the argument word.
  + The entire argument is compared with each memory word if the key register contains all 1's.
  + Otherwise, only those bits in the argument that have 1st in their corresponding position of the key register are compared.
  + Thus the key provides a mask or identifying piece of information which specifies how the reference to memory is made.
  + To illustrate with a numerical example, suppose that the argument register A and the key register K have the bit configuration shown below.
  + Only the three leftmost bits of A are compared with memory words because K has 1's in these position.

|  |  |  |
| --- | --- | --- |
| A | 101 111100 |  |
| K | 111 000000 |
| Word1 | 100 111100 | no match |
| Word2 | 101 000001 | match |

* + Word 2 matches the unmasked argument field because the three leftmost bits of the argument and the word are equal.

**Figure 9.4: Associative memory of *m* word, n cells per word.**


* + The relation between the memory array and external registers in an associative memory is shown in figure 9.4.
  + The cells in the array are marked by the letter C with two subscripts.
  + The first subscript gives the word number and the second specifies the bit position in the word.
  + Thus cell Cij is the cell for bit j in words i.
  + A bit Aj in the argument register is compared with all the bits in column j of the array provided that Kj =1.
  + This is done for all columns j = 1, 2... n.
  + If a match occurs between all the unmasked bits of the argument and the bits in word i, the corresponding bit Mi in the match register is set to 1.
  + If one or more unmasked bits of the argument and the word do not match, Mi is cleared to 0.

# Define Cache memory. Discuss associative mapping in organization of cache memory. (Win’15) *Cache memory*

* + Cache is a fast small capacity memory that should hold those information which are most likely to be accessed.
  + The basic operation of the cache is, when the CPU needs to access memory, the cache is examined.
  + If the word is found in the cache, it is read from the fast memory. If the word addressed by the CPU is not found in the cache, the main memory is accessed to read the word.
  + The transformation of data from main memory to cache memory is referred to as a

### mapping process.

***Associative mapping***


* + Consider the main memory can store 32K words of 12 bits each.
  + The cache is capable of storing 512 of these words at any given time.
  + For every word stored in cache, there is a duplicate copy in main memory.
  + The CPU communicates with both memories.
  + It first sends a 15-bit address to cache. If there is a hit, the CPU accepts the 12-bit data from cache, if there is miss, the CPU reads the word from main memory and the word is then transferred to cache.

**Figure 9.5: Associative mapping cache (all numbers in octal)**

* + The associative memory stores both the address and content (data) of the memory word.
  + This permits any location in cache to store any word from main memory.
  + The figure 9.5 shows three words presently stored in the cache. The address value of 15 bits is shown as a five-digit octal number and its corresponding 12-bit word is shown as a four-digit octal number.
  + A CPU address of 15 bits is placed in the argument register and the associative memory is searched for a matching address.
  + If the address is found the corresponding 12-bit data is read and sent to CPU.
  + If no match occurs, the main memory is accessed for the word.
  + The address data pairs then transferred to the associative cache memory.
  + If the cache is full, an address data pair must be displaced to make room for a pair that is needed and not presently in the cache.
  + This constitutes a first-in first-one (FIFO) replacement policy.


# Discuss direct mapping in organization of cache memory. (Win’15)

* + The CPU address of 15 bits is divided into two fields.
  + The nine least significant bits constitute the index field and the remaining six bits from the tag field.
  + The figure 9.6 shows that main memory needs an address that includes both the tag and the index.



**Figure 9.6: Addressing relationships between main and cache memories**


* + The number of bits in the index field is equal to the number of address bits required to access the cache memory.
  + The internal organization of the words in the cache memory is as shown in figure 9.7.



**Figure 9.7: Direct mapping cache organization**

* + Each word in cache consists of the data word and its associated tag.
  + When a new word is first brought into the cache, the tag bits are stored alongside the data bits.
  + When the CPU generates a memory request the index field is used for the address to access the cache.
  + The tag field of the CPU address is compared with the tag in the word read from the cache.
  + If the two tags match, there is a hit and the desired data word is in cache.
  + If there is no match, there is a miss and the required word is read from main memory.
  + It is then stored in the cache together with the new tag, replacing the previous value.
  + The word at address zero is presently stored in the cache (index = 000, tag = 00, data = 1220).
  + Suppose that the CPU now wants to access the word at address 02000.
  + The index address is 000, so it is used to access the cache. The two tags are then compared.
  + The cache tag is 00 but the address tag is 02, which does not produce a match.
  + Therefore, the main memory is accessed and the data word 5670 is transferred to the CPU.
  + The cache word at index address 000 is then replaced with a tag of 02 and data of 5670.
  + The **disadvantage** of direct mapping is that two words with the same index in their address but with different tag values cannot reside in cache memory at the same time.

# Discuss set-associative mapping in organization of cache memory.

* + A third type of cache organization, called set associative mapping in that each word of cache can store two or more words of memory under the same index address.
  + Each data word is stored together with its tag and the number of tag-data items in one word of cache is said to form a set.
  + An example one set-associative cache organization for a set size of two is shown in figure 9.8.

**Figure 9.8: Two-way set-associative mapping cache**

* + Each index address refers to two data words and their associated terms.
  + Each tag required six bits and each data word has 12 bits, so the word length is 2 (6+12)

= 36 bits.

* + An index address of nine bits can accommodate 512 words.
  + Thus the size of cache memory is 512 × 36. It can accommodate 1024 words or main memory since each word of cache contains two data words.
  + In generation a set-associative cache of set size k will accommodate K word of main memory in each word of cache.
  + The octal numbers listed in figure 9.8 are with reference to the main memory contents.
  + The words stored at addresses 01000 and 02000 of main memory are stored in cache memory at index address 000.
  + Similarly, the words at addresses 02777 and 00777 are stored in cache at index address 777.
  + When the CPU generates a memory request, the index value of the address is used to access the cache.
  + The tag field of the CPU address is then compared with both tags in the cache to determine if a match occurs.
  + The comparison logic is done by an associative search of the tags in the set similar to an associative memory search: thus the name "set-associative”.
  + When a miss occurs in a set-associative cache and the set is full, it is necessary to replace one of the tag-data items with a new value.
  + The most common replacement algorithms used are: random replacement, first-in first- out (FIFO), and least recently used (LRU).

# Explain Write-through and Write-back cache write method.

## Write Through

* + The simplest and most commonly used procedure is to update main memory with every memory write operation.
  + The cache memory being updated in parallel if it contains the word at the specified address. This is called the *write-through* method.
  + This method has the advantage that main memory always contains the same data as the cache.
  + This characteristic is important in systems with direct memory access transfers.
  + It ensures that the data residing in main memory are valid at all times so that an I/O device communicating through DMA would receive the most recent updated data.

## Write-Back (Copy-Back)

* + The second procedure is called the write-back method.
  + In this method only the cache location is updated during a write operation.
  + The location is then marked by a flag so that later when the word is removed from the cache it is copied into main memory.
  + The reason for the write-back method is that during the time a word resides in the cache, it may be updated several times.
  + However, as long as the word remains in the cache, it does not matter whether the copy in main memory is out of date, since requests from the word are filled from the cache.
  + It is only when the word is displaced from the cache that an accurate copy need be rewritten into main memory.

# What do you mean by address space and memory space in virtual memory? Also explain the relation between address space and memory space in virtual memory. (Win’15)

## Virtual Memory

* + Virtual memory is used to give programmers the illusion that they have a very large memory at their disposal, even though the computer actually has a relatively small main memory.
  + A virtual memory system provides a mechanism for translating program-generated addresses into correct main memory locations.

## Address space

An address used by a programmer will be called a virtual address, and the set of such addresses is known as address space.

## Memory space

An address in main memory is called a location or physical address. The set of such locations is called the memory space.

Auxiliary Memory Main Memory 32k=215

|  |
| --- |
|  |
| Program 1 |
|  |
|  |
|  |
| Data 1,1 |
|  |


|  |
| --- |
|  |
| Program 1 |
| Data 1,1 |
| Data 1,2 |
|  |
| Program 2 |
| Data 2,1 |
|  |

Address space 1024k=210


**Figure 9.9: Relation between address and memory space in a virtual memory system**

* + As an illustration, consider a computer with a main-memory capacity of 32K words (K = 1024). Fifteen bits are needed to specify a physical address in memory since 32K = 215.
  + Suppose that the computer has available auxiliary memory for storing 220 = 1024K words.
  + Thus auxiliary memory has a capacity for storing information equivalent to the capacity of 32 main memories.
  + Denoting the address space by N and the memory space by M, we then have for this example N = 1024K and M = 32K.
  + In a multiprogramming computer system, programs and data are transferred to and from auxiliary memory and main memory based on demands imposed by the CPU.
  + Suppose that program 1 is currently being executed in the CPU. Program 1 and a portion of its associated data are moved from auxiliary memory into main memory as shown in figure 9.9.
  + Portions of programs and data need not be in contiguous locations in memory since information is being moved in and out, and empty spaces may be available in scattered locations in memory.
  + In our example, the address field of an instruction code will consist of 20 bits but physical memory addresses must be specified with only 15 bits.
  + Thus CPU will reference instructions and data with a 20-bit address, but the information at this address must be taken from physical memory because access to auxiliary storage for individual words will be too long.

# Explain address mapping using pages.

* + The table implementation of the address mapping is simplified if the information in the address space and the memory space are each divided into groups of fixed size.
  + The physical memory is broken down into groups of equal size called blocks, which may range from 64 to 4096 words each.
  + The term page refers to groups of address space of the same size.
  + Consider a computer with an address space of 8K and a memory space of 4K.
  + If we split each into groups of 1K words we obtain eight pages and four blocks as shown in figure 9.9
  + At any given time, up to four pages of address space may reside in main memory in any one of the four blocks.

**Figure 9.10 Address and Memory space split into group of 1K words**



**Figure 9.11: Memory table in paged system**

* + The organization of the memory mapping table in a paged system is shown in figure 9.10.
  + The memory-page table consists of eight words, one for each page.
  + The address in the page table denotes the page number and the content of the word give the block number where that page is stored in main memory.
  + The table shows that pages 1, 2, 5, and 6 are now available in main memory in blocks 3, 0, 1, and 2, respectively.
  + A presence bit in each location indicates whether the page has been transferred from auxiliary memory into main memory.
  + A 0 in the presence bit indicates that this page is not available in main memory.
  + The CPU references a word in memory with a virtual address of 13 bits.
  + The three high-order bits of the virtual address specify a page number and also an address for the memory-page table.
  + The content of the word in the memory page table at the page number address is read out into the memory table buffer register.
  + If the presence bit is a 1, the block number thus read is transferred to the two high-order bits of the main memory address register.
  + The line number from the virtual address is transferred into the 10 low-order bits of the memory address register.
  + A read signal to main memory transfers the content of the word to the main memory buffer register ready to be used by the CPU.
  + If the presence bit in the word read from the page table is 0, it signifies that the content of the word referenced by the virtual address does not reside in main memory.

# What is segment? What is logical address? Explain segmented page mapping.


## Segment

A segment is a set of logically related instructions or data elements associated with a given name.

## Logical address

The address generated by segmented program is called a logical address.

## Segmented page mapping

* + The length of each segment is allowed to grow and contract according to the needs of the program being executed. Consider logical address shown in figure 9.12.

**Figure 9.12: Logical to physical address mapping**

* + The logical address is partitioned into three fields.
  + The segment field specifies a segment number.
  + The page field specifies the page within the segment and word field gives specific word within the page.
  + A page field of k bits can specify up to 2k pages.
  + A segment number may be associated with just one page or with as many as 2k pages.
  + Thus the length of a segment would vary according to the number of pages that are assigned to it.
  + The mapping of the logical address into a physical address is done by means of two tables, as shown in figure 9.12.
  + The segment number of the logical address specifies the address for the segment table.
  + The entry in the segment table is a pointer address for a page table base.
  + The page table base is added to the page number given in the logical address.
  + The sum produces a pointer address to an entry in the page table.
  + The concatenation of the block field with the word field produces the final physical mapped address.
  + The two mapping tables may be stored in two separate small memories or in main memory.
  + In either case, memory reference from the CPU will require three accesses to memory: one from the segment table, one from the page table and the third from main memory.
  + This would slow the system significantly when compared to a conventional system that requires only one reference to memory.